Efficient memory and bus interface design is essential for ensuring maximum performance out of any system. High-performance hierarchical memory architectures combining multilevel cache, different ...
Track 7 of this year’s DesignCon conference is “Design Parallel and Memory Interfaces” and addresses the latest design techniques and signal and power integrity issues to meet the performance ...
The Open Coherent Accelerator Processor Interface (OpenCAPI), announced at this week's Flash Memory Summit, is managed by the OpenCAPI Consortium. It’s a new high-performance bus interface designed ...
Competitive pressures are forcing designers of consumer electronics such as digital TVs, high-end printers, PCs, digital still cameras, and set-top boxes to lower system costs without sacrificing ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback