Used Virtex-4 FPGA and Verilog to design an SFI-4.1 interface, a 16-channel, source-synchronous LVDS interface operating at single data rate. Each channel operates at the speed of 630 Mbps.
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback