The folks at Lattice Semiconductor have just announced the availability of the 40 Gbps SERDES Framer Interface, Level 5 (SFI5) Intellectual Property (IP) Core for use in the LatticeSC and LatticeSCM ...
HILLSBORO, OR - JANUARY 20, 2009 - Lattice Semiconductor Corporation (NASDAQ: LSCC) today announced the availability of the 40 Gbps SERDES Framer Interface, Level 5 (SFI5) Intellectual Property (IP) ...
HSINCHU, Taiwan--(BUSINESS WIRE)--Faraday Technology Corporation (TWSE: 3035), a leading ASIC design service and IP provider, today announced the availability of its 28Gbps programmable SerDes PHY IP ...
As semiconductor designs grow in complexity, the demand for integrated, high-speed I/O has never been greater. Whether designing for cloud servers, edge computing nodes, AI accelerators, or industrial ...
The new 224G PAM4 IP offering brings Credo’s high-performance, power-efficient SerDes technologies with fabrication on an industry-leading advanced process technology from TSMC to provide the ...
HSINCHU, Taiwan--(BUSINESS WIRE)--United Microelectronics Corporation (NYSE: UMC; TWSE: 2303) ("UMC"), a leading global semiconductor foundry, and Faraday Technology Corporation (TWSE: 3035), a ...
Internet traffic volumes continue to grow at a breakneck pace, and the demands on SerDes speeds increase accordingly. High-speed SerDes play an integral part of the networking chain and these speed ...
Lattice announced the availability of the 40 Gbps SERDES Framer Interface, Level 5 (SFI5) Intellectual Property (IP) Core in the LatticeSC and LatticeSCM FPGA families. Lattice announced the ...
Credo expands its unique programmable power versus channel reach performance SerDes technology to TSMC N3 and N7/N6 processes SAN JOSE, Calif.--(BUSINESS WIRE)-- Credo Technology Group Holding Ltd ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback